Lead Digital Verification Architect for SoCs/ASIC (Pavia)

Lead Digital Verification Architect for SoCs/ASIC (Pavia)

03 ago
|
Infineon Technologies
|
Pavia

03 ago

Infineon Technologies

Pavia

Infineon Technologies AG is seeking a Principal Engineer in Functional Digital Design Verification to lead the verification of complex digital and mixed-signal designs, including IPs, subsystems, ASICs and SoCs. You will coordinate planning, tracking, and reporting, and collaborate across teams to ensure verification quality.

You will actively contribute hands-on verification, drive improvements, and mentor junior engineers to advance verification methodologies and efficiency across multi-site

#J-18808-Ljbffr

📌 Lead Digital Verification Architect for SoCs/ASIC (Pavia)
🏢 Infineon Technologies
📍 Pavia

Candidati a questo annuncio

Mostra le tue capacità professionali all'azienda, compila il form e lascia un tocco personale nella lettera di presentazione, aiuterà il recruiter nella scelta del candidato.

Iscriviti a questa job alert:

Ricevi via email le nuove offerte di lavoro per: lead digital verification architect for socs/asic (pavia) / pavia

Iscriviti a questa job alert:

Ricevi via email le nuove offerte di lavoro per: lead digital verification architect for socs/asic (pavia) / pavia