Senior Verification Architect - SystemVerilog & UVM Lead (Pavia)

Senior Verification Architect - SystemVerilog & UVM Lead (Pavia)

04 ago
|
Infineon Technologies
|
Pavia

04 ago

Infineon Technologies

Pavia

Infineon Technologies AG in Italy invites a Senior Staff Engineer Verification to shape verification plans for digital blocks in Mixed Signal designs, using SystemVerilog, UVM, and modern verification tools. You will lead and coordinate other verification engineers, execute tests on RTL and gate-level, and mentor junior colleagues.

Collaborating with analog/digital designers and other verification teams, you will help evolve methodologies and flows, contributing to cutting-edge power and IoT

📌 Senior Verification Architect - SystemVerilog & UVM Lead (Pavia)
🏢 Infineon Technologies
📍 Pavia

Candidati a questo annuncio

Mostra le tue capacità professionali all'azienda, compila il form e lascia un tocco personale nella lettera di presentazione, aiuterà il recruiter nella scelta del candidato.

Iscriviti a questa job alert:

Ricevi via email le nuove offerte di lavoro per: senior verification architect - systemverilog & uvm lead (pavia) / pavia

Iscriviti a questa job alert:

Ricevi via email le nuove offerte di lavoro per: senior verification architect - systemverilog & uvm lead (pavia) / pavia