10 ago
|
Infineon Technologies
|
Pavia
10 ago
Infineon Technologies
Pavia
Infineon Technologies AG is seeking a Principal Engineer in Functional Digital Design Verification to lead the verification of complex digital and mixed-signal designs, including IPs, subsystems, ASICs and SoCs.
Possiede le qualifiche e le competenze giuste per questo lavoro? Lo scopra qui sotto e invii la sua candidatura per essere preso/a in considerazione.
You will coordinate planning, tracking, and reporting, and collaborate across teams to ensure verification quality.
You will actively contribute hands-on verification, drive improvements, xysqume and mentor junior engineers to advance verification methodologies and efficiency across multi-site
#J-18808-Ljbffr
📌 Lead Digital Verification Architect for SoCs/ASIC (Pavia)
🏢 Infineon Technologies
📍 Pavia