About SiPearlSiPearl is the European fabless designer of sovereign secure high-performance energy-efficient CPUs for HPC, AI and data centres.
Dopo aver letto questa descrizione, invii il suo CV e le eventuali informazioni aggiuntive richieste facendo clic sul pulsante di candidatura.
These CPUs will help address strategic challenges in the fields of security, defence, medical research, energy, climate and engineering with a reduced environmental footprint.In June 25, SiPearl completed the design of the most complex CPU ever designed in Europe, Rhea1.
Featuring 80 Arm Neoverse V1 cores, with 61 billion transistors, it is currently in production at TSMC.
Sipearl CPUs will equip the two first European exascale supercomputers belonging to EuroHPC JU: Rhea1 will be integrated into the JUPITER machine based in Germany and Rhea2 will be part of Alice Recoque in France.Incubated Within The European Processor Initiative (EPI) Consortium And Seed-funded By The European Union, SiPearl Employs Almost 200 People In :France (Maisons-Laffitte, Grenoble, Massy, Sophia Antipolis)Spain (Barcelona)Italy (Bologna)Following a €130 million Series A, the company has launched its Series B round.About the roleIn this role, you will work closely with our Verification Team Lead to define and drive the architecture of SiPearl's microprocessor verification platform.
You will play a key role in designing and validating our next-generation SoCs while leading a team of engineers.What a regular day at the job might look likeDefine the verification platform architecture (UVM/SystemVerilog, C/C++, Python...)Develop and maintain test environments, verification benches, and functional simulationsPlan, prioritize,



and track verification activities throughout the development cycleLead and mentor a team of verification engineersCollaborate with system architects, design teams, and embedded software teams.What Would Make You Succeed In This RoleMinimum 7–10 years of experience in ASIC/SoC verification, including 3–5 years as an architect or leadProficiency in SystemVerilog/UVM, VHDL/Verilog, C/C++, Python/TCL scripting.Proven experience in team management and leading technical projectsStrong understanding of SoC architectures and communication protocols (AXI, AHB, PCIe, Ethernet...)Leadership, ability to bring a team together, and excellent communication skillsEducation: Master's degree or PhD in electronics, microelectronics, embedded computing, or equivalentLanguages: Fluent French and professional English (reading, writing, speaking).
Experience In The Following Areas Is a PlusFormal verification methodologies, assertions (SVA)Simulation tools (Synopsys VCS, Cadence Xcelium, Mentor Questa)Participation in cutting-edge innovative projects in an international environment.Recruitment processDiscovery interview with our Talent Acquisition Partner (30 min)AssessFirst personality test
- no need to worry,



there is no wrong or right answer; our goal is to see beyond your resume (45')2 Technical interviews (1h each)Interview with one HRBP in order to answer to your last questions (30 min)Benefits And ConditionsContract: Permanent ContractBenefits: annual premio
*; meal vouchers (60% covered by SiPearl); health insurance (70% covered by SiPearl); illimited access and pre-paid sessions with a practitioner of your choice on our mental health partner app, moka.care; technical, linguistic and personal development training; BSPCEWork model: On-Site or Hybrid (2 days/week remote)Office: This role is open for our locations in France (Maisons-Laffitte, Massy, Grenoble and Sophia Antipolis), Spain (Castelldelfels
- Barcelona), Italy (Bologna)Please note that while we do not provide VISA Sponsorship, we are committed to assisting international candidates with the visa application process to the best of our ability.Are you curious to learn more about us?
Follow us on LinkedIn to stay updated with our latest newsGet updated about our recruiting activities: Sipearl careers webpageGet to know a bit more about our team culture: Welcome to the jungleThis new generation of microprocessors will first target EuroHPC Joint Undertaking ecosystem, which is deploying world-class supercomputing infrastructures in Europe for solving major challenges in medical research, artificial intelligence, security, energy management and climate with a reduced carbon footprint.At SiPearl, we are dedicated to building a diverse and inclusive workplace that thrives on the strength of varied perspectives and backgrounds.
xysqume
We recruit talent based on merit, experience, and alignment with our company's goals and values.
#J-*****-Ljbffr

📌 [Permanent Position] Senior Verification Engineer / Team Lead (Bologna)
🏢 SiPearl
📍 Bologna