ResponsibilitiesLead the Digital Design team from specification definition to successful silicon bring‐upDesign digital components for advanced Analog/Mixed‐Signal IPs, including high‐speed SerDes, PHYs, and PLLsOwn digital signoff activities across the full flow (RTL‐to‐GDS, LEC, linting, CDC/RDC, ATPG)Collaborate closely with System Architecture teams to define and implement complex digital functions (e.g., adaptive channel equalization)Partner with Analog Design teams to ensure seamless digital control and integration of analog blocksWork alongside Digital Physical Design teams to achieve robust timing closure and clean signoffEngage with internal customers and Verification teams to drive high‐quality IP definition, integration, and design excellenceQualifications10+ years of experience in RTL design for Analog/Mixed‐Signal IPsStrong leadership mindset with the ability to guide and inspire engineering teamsExpert‐level proficiency in Verilog/SystemVerilogSolid understanding of the full digital design flow (RTL‐to‐GDS, LEC, linting, CDC/RDC,



ATPG)Good knowledge of Digital Test MethodologiesExperience in high‐speed SerDes is highly valuedFluency in English (mandatory)Location and CompensationPavia, ItalyIndicative Salary Range: 57,600€ - 79,200€The stated salary comprises annual base pay and target variable compensation. The starting salary is determined using objective, gender neutral criteria, including relevant experience, qualifications, and role scope; prior compensation is not requested or considered. Employees also vantaggi from a comprehensive total rewards package, which may include further compensation and benefit elements depending on local regulations and company policies.Equal Employment Opportunity StatementWe celebrate diversity and inclusion, welcoming everyone for who they are.

At Infineon, we offer a working environment characterized by trust, openness, respect, and tolerance and are committed to give all applicants and employees equal opportunities.

📌 Principal Digital Design Engineer (f/m/div) (Pavia)
🏢 Infineon Technologies
📍 Pavia