10 set
|
ams OSRAM
|
Pavia
pams OSRAM is seeking a Technical Leader to own architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products. You will define digital subsystem architectures and lead RTL integration, while driving design reviews and quality standards across verification and implementation teams. /ppThe ideal candidate has a MSc or PhD in Electrical Engineering with 10+ years of digital IC design experience, strong Verilog/SystemVerilog skills, and knowledge /p #J-18808-Ljbffr
📌 Senior High-Speed Digital Design Architect (RTL Lead) (Pavia)
🏢 ams OSRAM
📍 Pavia