21 set
|
Ams Italy
|
Montebello della Battaglia
21 set
Ams Italy
Montebello della Battaglia
ams Italy S.r.l. seeks a Technical Leader for architecture and RTL development of high-speed digital subsystems in communication ICs and mixed-signal SoCs. You will define architectures, lead RTL development, and drive design reviews while mentoring engineers.
Requirements include MSc/PhD in Electrical Engineering and 10+ years in digital IC design with RTL (Verilog/SystemVerilog). Knowledge of high-speed interfaces like UCIe/PCIe is a plus.
#J-18808-Ljbffr
📌 Senior RTL & High-Speed Digital IC Architect (Montebello della Battaglia)
🏢 Ams Italy
📍 Montebello della Battaglia