22 set
|
Ams Italy
|
Cerano
ams OSRAM in Italy seeks a Technical Leader for architecture and RTL development of high‑speed digital subsystems in communication ICs and mixed‑signal SoCs. You will define digital subsystem architectures and guide RTL integration.
Ideal candidates hold MSc/PhD in Electrical Engineering with 10+ years in digital IC design, RTL (Verilog/SystemVerilog), and experience with high‑speed interfaces (UCIe, PCIe).
📌 Senior RTL Architect (Cerano)
🏢 Ams Italy
📍 Cerano