ams Italy S.r.l. seeks a Technical Leader for architecture and RTL development of high-speed digital subsystems in communication ICs and mixed-signal SoCs. You will define architectures and guide RTL design and integration.
Requirements include a MSc/PhD in Electrical Engineering with 10+ years in digital IC design and RTL expertise in Verilog/SystemVerilog; experience with PCIe/UCIe is a plus. You will drive design reviews, support verification and implementation teams, and mentor engineers in
📌 Principal Digital IC Architect – RTL (Roggione)
🏢 Ams Italy
📍 Roggione
Candidati a questo annuncio
Mostra le tue capacità professionali all'azienda, compila il form e lascia un tocco personale nella lettera di presentazione, aiuterà il recruiter nella scelta del candidato.