21 set
|
Ams Italy
|
Bardi
ams Italy S.r.l. seeks a Technical Leader for architecture and RTL development of high-speed digital subsystems in communication ICs and mixed-signal SoCs.
You will define digital architectures, lead RTL integration, and drive design reviews while supporting verification teams.
The role requires a PhD/MSc in EE with 10+ years in digital IC design, RTL in Verilog/SystemVerilog, and experience with FinFET/FD-SOI nodes.
Knowledge of UCIe/PCIe interfaces is advantageous.
#J-*****-Ljbffr
📌 Senior High-Speed Digital Ic Architect (Bardi)
🏢 Ams Italy
📍 Bardi