22 set
|
Ams Italy
|
Corte Palasio
22 set
Ams Italy
Corte Palasio
ams OSRAM is seeking aTechnical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products.
Possiede le qualifiche e le competenze giuste per questo lavoro? Lo scopra qui sotto e invii la sua candidatura per essere preso/a in considerazione.
The role involves defining digital architectures and leading RTL development with a focus on timing, synthesis, and integration.
Candidates should have MSc/PhD in Electrical Engineering and 10+ years of digital IC xysqume design experience, with proficiency in Verilog/SystemVerilog and experience with high-speed interfaces such as
#J-18808-Ljbffr
📌 Senior Digital Design Architect, High-Speed ICs (Corte Palasio)
🏢 Ams Italy
📍 Corte Palasio