22 set
|
Ams Italy
|
Desio
ams Italy S.r.l.
Si assicuri che tutte le informazioni della sua candidatura siano aggiornate e corrette prima di cogliere questa occasione.
in Desio, Lombardy, seeks a technical leader for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed‑signal SoCs.
You will define digital subsystem architectures and lead RTL development and integration.
Responsibilities include driving design reviews, ensuring quality standards, supporting verification teams, and mentoring xysqume design engineers, with a focus on Verilog/SystemVerilog and high-speed interfaces like PCIe/UCIe and related
#J-18808-Ljbffr
📌 Principal High-Speed Digital RTL Architect (Desio)
🏢 Ams Italy
📍 Desio