pams Italy S.r.l. is seeking a Technical Leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products.
/ppYou will define digital subsystem architectures and lead RTL development and integration across teams.
The role requires 10+ years of digital IC design, expertise in Verilog/SystemVerilog, and experience with interfaces like UCIe or PCIe; advanced CMOS nodes (FinFET/FD-SOI) are preferred.
/p #J-*****-Ljbffr
📌 Senior Digital Ic Architect | High-Speed Rtl & Soc Design (Bardi)
🏢 Ams Italy
📍 Bardi
Candidati a questo annuncio
Mostra le tue capacità professionali all'azienda, compila il form e lascia un tocco personale nella lettera di presentazione, aiuterà il recruiter nella scelta del candidato.