SoC Physical Design Engineer for Next-Gen ASICs (Italia)

SoC Physical Design Engineer for Next-Gen ASICs (Italia)

24 set
|
Nokia
|
Italia

24 set

Nokia

Italia

Nokia in Umbria, Italy seeks a SoC Physical Design Engineer to drive floorplanning, placement, routing and timing closure for 3/5/7nm ASICs. You will optimize power, performance and area within a hardware/RTL team, translating designs into silicon and advancing PD methodologies.

Collaborate with RTL designers, run IV/DT verifications, and develop automation scripts using TCL/Python to streamline Synthesis through GDSII for multi-project IPs.

#J-18808-Ljbffr

📌 SoC Physical Design Engineer for Next-Gen ASICs (Italia)
🏢 Nokia
📍 Italia

Candidati a questo annuncio

Mostra le tue capacità professionali all'azienda, compila il form e lascia un tocco personale nella lettera di presentazione, aiuterà il recruiter nella scelta del candidato.

Iscriviti a questa job alert:

Ricevi via email le nuove offerte di lavoro per: soc physical design engineer for next-gen asics (italia) / italia

Iscriviti a questa job alert:

Ricevi via email le nuove offerte di lavoro per: soc physical design engineer for next-gen asics (italia) / italia