Nokia is seeking a SoC Physical Design Engineer in Livorno, Toscana, Italy to implement physical design for Optical Network ASICs. You will handle floorplanning, placement, routing, and timing closure while collaborating with RTL and hardware teams and driving PD methodologies across 3/5/7nm nodes.
The role emphasizes automation, verification rigor, and learning the latest nodes and tools, with flexible hybrid working arrangements and career development opportunities.
#J-18808-Ljbffr
📌 SoC Physical Design Engineer – Floorplanning, P&R & Timing (Toscana)
🏢 Nokia
📍 Toscana