SoC Physical Design Engineer – Floorplanning, P&R & Timing (Firenze)

SoC Physical Design Engineer – Floorplanning, P&R & Timing (Firenze)

28 set
|
Altro
|
Firenze

28 set

Altro

Firenze

Nokia is seeking a SoC Physical Design Engineer in Livorno, Toscana, Italy to implement physical design for Optical Network ASICs. You will handle floorplanning, placement, routing, and timing closure while collaborating with RTL and hardware teams and driving PD methodologies across 3/5/7nm nodes.
The role emphasizes automation, verification rigor, and learning the latest nodes and tools, with flexible hybrid working arrangements and career development opportunities.

#J-18808-Ljbffr

📌 SoC Physical Design Engineer – Floorplanning, P&R & Timing (Firenze)
🏢 Altro
📍 Firenze

Candidati a questo annuncio

Mostra le tue capacità professionali all'azienda, compila il form e lascia un tocco personale nella lettera di presentazione, aiuterà il recruiter nella scelta del candidato.

Iscriviti a questa job alert:

Ricevi via email le nuove offerte di lavoro per: soc physical design engineer – floorplanning, p&r & timing (firenze) / firenze

Iscriviti a questa job alert:

Ricevi via email le nuove offerte di lavoro per: soc physical design engineer – floorplanning, p&r & timing (firenze) / firenze