Nokia in Bari, Puglia is seeking a SoC Physical Design Engineer to drive floorplanning, placement, routing, and timing closure for cutting-edge Optical Network ASICs.
Le informazioni riportate di seguito illustrano i requisiti del ruolo, l'esperienza richiesta ai candidati e le qualifiche associate.
You will translate RTL to GDSII, optimize power, performance and area, and collaborate with logic/design teams on feasibility and trade-offs.
The role demands 3+ years in ASIC physical design on 3/5/7nm nodes, strong scripting (Python/TCL) and experience with Fusion Compiler or Innovus, Primetime, Calibre, and Redhawk. xjncmbx
#J-18808-Ljbffr
Per questa posizione sono disponibili opzioni di lavoro a distanza/a casa.
📌 SoC Physical Design Engineer – Hybrid Work, 3nm+ ASICs (Puglia)
🏢 Nokia
📍 Puglia