In this role, you will implement physical design for Optical Network ASICs across cutting-edge nodes, focusing on power, performance, and area. You will work within a hardware/RTL team to translate designs into silicon and optimize flows for submicron processes. You'll tackle floorplanning, placement, routing, and timing closure, shaping multi-project IP and design methodologies.

The opportunity centers on delivering best-in-class silicon while learning the latest nodes and tools. You will contribute to a mission-driven environment that values automation and rigorous verification. Flexible and hybrid working schemes Parental leave (90 days) with return option Life insurance for employees Well-being programs for mental and physical health Career development and coaching/mentoring Execute physical verification, IR/EM analysis,



and timing closure at block and chip level Collaborate with logic designers and hardware teams on feasibility studies and design trade-offs Conduct static timing analysis, create timing constraints, validate critical paths, and sign off timing 3+ years of experience in ASIC physical design flow and methodologies on 3/5/7nm xrdztoy nodes Solid knowledge of RTL to GDSII and underlying IC design concepts Experience with EDA tools: Scripting experience in TCL, Python or Perl Bachelor's degree or higher in Electrical/Electronics and Communication/VLSI/Microelectronics Strong collaboration with cross-functional teams team collaboration Floorplanning and placement/routing

📌 Soc Physical Design Engineer (Emilia-Romagna)
🏢 Altro
📍 Emilia-Romagna