FONDAZIONE CHIPS-IT seeks a CAD & EDA Flow Engineer to manage and optimize the EDA infrastructure for advanced SoC design up to tape-out.
You will liaise with Cadence, Synopsys and Siemens, install and maintain PDKs across digital, analog and RF workflows, and support foundries for DRC/LVS and tape-out readiness. The role is based in Italy, with options between Pavia and Bologna.
You will also create internal trainings and documentation to accelerate design teams and evolve design flows.
📌 EDA & CAD Flow Engineer for SoC Tapeout (Milano)
🏢 Fondazione Chips-IT
📍 Milano
Candidati a questo annuncio
Mostra le tue capacità professionali all'azienda, compila il form e lascia un tocco personale nella lettera di presentazione, aiuterà il recruiter nella scelta del candidato.