Senior Digital Design Engineer — RTL/Verilog, Bonus (Sicilia)

Senior Digital Design Engineer — RTL/Verilog, Bonus (Sicilia)

07 nov
|
Renesas
|
Sicilia

07 nov

Renesas

Sicilia

Renesas in Catania is seeking a Senior Digital Design Engineer to contribute to next-generation power management solutions for AI, Cloud and Data Center applications. You will design digital blocks in Verilog/SystemVerilog and work with cross-functional teams to deliver robust RTL.

The role offers a yearly salary range of €37,000 to €50,000 with potential premio; based in Catania, it requires good English communication and a collaborative mindset.

📌 Senior Digital Design Engineer — RTL/Verilog, Bonus (Sicilia)
🏢 Renesas
📍 Sicilia

Candidati a questo annuncio

Mostra le tue capacità professionali all'azienda, compila il form e lascia un tocco personale nella lettera di presentazione, aiuterà il recruiter nella scelta del candidato.

Iscriviti a questa job alert:

Ricevi via email le nuove offerte di lavoro per: senior digital design engineer — rtl/verilog, bonus (sicilia) / sicilia